Optimization of digital filter structure enhances its speed, reduces the filter length and filter coefficients which invariably lower the power consumption of the mobile devices. Reducing the filter operators as well as the coefficients reduces the filter redundancy. This improves the computational performance of the system in terms of memory utilization, bandwidth consumption and power usage. Farrow differential algorithm has improvement over the other existing algorithm such as farrow algorithm and differential algorithm. The algorithm was designed using Altera Digital Signal Processing tool box in MATLAB/ Simulink environment. When implemented it leads to reduction in the computational complexity, power consumption and silicon area. The decimation factor of 260 for a frequency range of 270.70 kHz was used. It also showed that a power gain of 83 dBm was observed as output for the poly-phase farrow differential algorithm compared to polyphase modified farrow with power level of 98dB and polyphase farrow algorithm with power rating of 140dB. Thus a remarkable lower power gain, lower complexity and lower power consumption in mobile system was obtained when compared to polyphase farrow polynomial algorithm and modified farrow algorithm.
INTRODUCTION
The recent applications deployed on mobile devices have brought about wide usage of mobile phone or handset. These different applications such as Multimedia functionalities, Voice over internet and various data communication applications on different platform of the mobile devices have remarkable effects on their complexity and power consumption, therefore optimization of the filter structure realized is vital in the next generation mobile systems. Therefore it is pertinent to proffer solution to these major constraints limiting efficient/ optimized signal dissemination. Thus a good algorithm with low complexity and minimum power usage for efficient computation is required during extraction of channel of choice.
DSP computational systems involve multiplier-accumulator (MAC). It requires L multiplication and L-1 addition operations per sample to compute the sum of products (SOP) of the filter elements and forms N x N-bit multipliers which fuses with the accumulator. Full precision N X N bit product is 2N bits wide while the accumulator is designed to have extra K-bits in width. The arithmetic operation such as adders and multipliers consume much power which has significant effect on computational capability of digital filter. Conventional FIR filters with large filter taps operates with high sampling rate, which makes the filtering operation computationally expensive in terms of redundancy. Complexity reduction of FIR filter implementations has also been of particular interest since lower computational complexity leads to high performance.
Different algorithm has been proposed for reducing the hardware complexities. Most includes fractional sampling rate technique which are farrow interpolation filter, modified farrow filter, Taylor series approximation and the farrow differential interpolation filter methods as stated in [2, 8, 9, 10] . However, the Integer SRC with poly-phase decimator or poly-phase interpolator has proven efficient for lower complexity filter length and high interpolator rate.
The coefficients of Farrow Structure are fixed for a given order N and there is no need for updating the sub-filter coefficient. The co-efficient of Farrow Structure determined the power consumption in dBm. Transposed Modified Farrow Structure (11, 12) with lower sample rate and low computational complexity. Modified Farrow structure (3) has been proven efficient for implementing rational sampling rate conversion (4), (3) by reducing the number of operator in Farrow structure. The complexity reduction can be achieved by changing range of delay parameter D so that the integer part of the coefficient is removed. This paper focuses on farrow fractional channelization algorithm and farrow differential channelization algorithms and gives a model design of each and does a comparative analysis of both in terms of its computational complexity and power consumption.
RESEARCH METHOD
This technique uses super-heterodyne receiver architecture as a platform to demonstrate GSM signal processing, propagation, modulation and demodulation using different farrow algorithms as illustrated below and carry out proper estimation in terms of its complexity and power estimation.
The Global System for Mobile Communication (GSM) system uses the Frequency Division Multiplexing Access/ Time Division Multiplexing Access (FDMA/ TDMA) system; each physical channel is characterized by a carrier frequency and a time slot number. GSM system frequencies include two bands at 900 MHz and 1800 MHz commonly referred to as GSM-900 and DCS-1800 (Eberspacher.et al., 2009) . For the primary band in GSM-900 system, 124 radio carriers have been defined and assigned in two sub-bands of 25 MHz each in the 890-915 MHz and 935-960 MHz ranges, with channel width of 200 KHz.
In modelling the signal generation a stream of sampled speech data is fed into a source encoder in this case a Bernoulli random number is used which compresses the data by removing unnecessary redundancies. The Bernoulli random number is probabilistic in nature with the probability equal to ½ and this gives an M-nary bit of 4. The sample frequency used is greater than twice the maximum signal frequency according to Nyquist criterion. The resulting information bit sequence is passed to the channel encoder to add, in a controlled manner, some redundancy to the information sequence. This redundancy serves to protect the data against the negative effects of noise and interference encountered in the transmission through the radio channel.
GSM uses a combination of block and convolution coding with a convolutional rate of 1/2. Moreover, an interleaving scheme is used to deal with burst errors that occur over multipath and fading channels. This encoded and interleaved data are encrypted to guarantee secure and confident data transmission.
Finally the stream of bits is differentially coded and modulated using Gaussian Minimum Shift Keying (GMSK) due to its spectral characteristics and smoother phase shift. GSM uses Gaussian Minimum Shift Keying (GMSK) because of its smoother phase shift, and spectral efficiency. It is possible to estimate the number of bits in the transmission constellation that are been encoded, as well as the number of bits in each symbol and what the modems capacity will be at a given baud rate (baud/sec) or bd/sec using the following relation: 
The NCO is capable of generating a multichannel real or complex sinusoidal signal depending on a real input IF signal. These NCO signals have independent frequency and phase in each output channel with amplitude of the created signal equal to 1 and the desired output frequency, F 0, generated as illustrated in [11, 12] . 
Polyphase Farrow Lagrange Interpolation Filter
At the digital front end, the sampling rate is at 160MHz. In other to reduce this rate to GSM commercial rate of 69.9 MHz, farrow fractional algorithms is required. The farrow filter relies on a filter bank structure whereby each filter coefficient is approximated as Nth order polynomial D [3, 4] .
. The coefficients can be expressed in terms of the fractional delay d, that is .
In Z-domain, the filter transfer function: The transition bandwidth (∆F) of the baseband signal is small compared to the sample rate fs (69.9 MHz), the order of the filter or number of coefficients is increased for accuracy and precision in word length effect and clock rate. In order to process this large number of coefficients with considerable word length processing and clock rate for a single channel filtering in a direct implementation by means of a conventional FIR filter, a lot of effort and high cost of multipliers would be required. To overcome this low-pass filter which does channel filtering on the baseband signal is combined with a down sampler (decimation) in a multi-stage pattern [13] The multi stage decimation factor can be written as a product of individual decimation factor (M = Π m i =m 1 *m 2 *….m k ).
The total decimation factor can be calculated as:
M=
where fs inp is the input sampling frequency from the ADC (69.9 MHz) The CIC-filter is a multiplier free filter and use limited storage which is very good in an economical perspective. It was introduced by Eugene B.
If the average filter is removed, then the equation (1) will become This filter has unity coefficient and therefore requires little or no multipliers. This feature makes it very an efficient computational filter.
Where N is the integer.
The frequency response of the CIC filter is shown below and is known as sinc function.
Y( )=

Polyphase Modified Farrow Algorithm
It reduces the number of operator in Farrow Structure. The complexity reduction is achievable by changing the range of delay parameter D. This can be obtained by multiplying subfilter coefficient matrix by transformation matrix T. It is a direct form of FIR filter structure The conceptual view of the farrow Differential algorithm is shown in Figure 8 .
Fig 8: Conceptual view of farrow Differential algorithm
The digitized rate as shown in figure 4 above is set to 160 MHz, and the GSM sample rate is 69.93 MHz In order to convert the sample rate from 160 MHz to fractional sample rate of 69.93 MHz, the fractional rate conversion of 13/30 is required. Farrow differential algorithm is used to replace the normal conventional FIR filter. The digitized rare of 160 MHz is up-sampled by 13, followed by farrow differential interpolator filter and then decimated by down-sample of factor 30 with the fractional delay set to 13/30= 0.499. This set the new output sample rate at 69.93MHz. In order to take the signal to baseband, the new sample rate is decimated further by integer factor of 260 to get the output rate of 270 kHz. 
RESULTS AND ANALYSIS
In order to obtain all these results certain settings are observed on the MATLAB/ Simulink environment:
a. First, a DSP Builder 12.1 must be installed on MATLAB R2013a or better b. In the Simulink environment, the data import/ export which will be saved on the workspace must have a structure with time format
The channel spacing of GSM is 0.2 MHz and to extract the desired channel from the wideband channel requires the passband and stopband to be set to 0.1 and 0.108 MHz to prevent aliasing.
CIC is designed to have a very large transition width because of its advantage of not having multipliers therefore, retaining most of the signals below its Nyquist frequency to be down sampled by m 1 From this discussion so far, the farrow differential algorithm has the least computational task and the least power consumption rating as the number of required multipliers and adders are the least compared to the other two algorithms. The algorithm has reduced number of operators and thus it is computationally intensive and this has remarkable effect on its power consumption and the speed of its operation.
CONCLUSION
The computational implementation of farrow differential algorithms requires computational sharing of elements such as multipliers, adders and unit delays resulting in more efficient structure. The sharing of resources reduces the computational redundancy and reduces the cost of computational complexities, and hardware usage. These reduce the Central Processing Unit operation and memory usage and thus speed up the task.
Farrow differentiation interpolation polynomial is an approximation technique that yields exact values instead of round off values. The differentiation of the farrow filter leads to reduction in the coefficients generated and the number of multipliers and this leads to reduction in the complexity of hardware in digital systems in terms of silicon cost, area of hardware resources as in the case of FPGA, clock speed and power consumption Farrow differentiation is suitable in areas where the fractional delay may change frequently from one SDR application to the next and this allows for great reuse of the hardware at minimum cost.
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